Design of CMOS front-end circuitry for the acquisition of biopotential signals by Magri, Josef et al.
Design of CMOS Front-End Circuitry for the
Acquisition of Biopotential Signals
Josef Magri∗, Ivan Grech, Owen Casha, Edward Gatt and Joseph Micallef
Department of Microelectronics and Nanoelectronics
University of Malta
Msida, Malta
∗Email: josef.magri.12@um.edu.mt
Abstract—This paper presents the design of the front-end
circuitry of a low power and low noise analog biopotential
signal acquisition system. The design has been optimized for
low power consumption while still achieving the gain, bandwidth
and input referred noise required by this application. The design
consists of three main building circuit blocks. The first stage
is the instrumentation amplifier which amplifies and filters the
biopotential signals and provides a gain of 13.9 dB. This stage is
based on current feedback techniques and achieves a CMRR of
124 dB, while the integrated input referred noise is 2.67 µVrms.
This is followed by an analog multiplexer, which allows the system
to process multiple signals. The last stage is the programmble
gain amplifier, which allows the overall gain to be set according
to the type of biopotential signal, in the range from 13.9 dB to
73.9 dB. Each instrumentation amplifier consumes 10 µW while
the programmable gain amplifier consumes 61 µW from a 2 V
supply, making the design appropriate for battery operation. A
standard 0.35 µm CMOS technology was used in this work.
I. INTRODUCTION
A biopotential is an electric signal that can be measured
across different parts in an organism, tissue or living cell. This
is produced due to the presence of sodium, potassium and
chlorine ions across the cell membrane [1]. Biopotentials are
recorded as voltages and electrical field strengths generated
by nerves and muscles. Applications making use of these
biopotential signals, range from wearable devices used by
athletes to identify their heart rate and blood pressure
levels, to the use in electroencephalogram (EEG) tests for
diagnosing and monitoring patients suffering from seizures,
sleep disorders and changes in behavior. Given the low
magnitude of these biopotential signals, such applications
require the design of low noise electronics to guarantee a high
sensitivity. In addition, many of these devices are portable,
thus requiring a low power consumption in order to increase
the longevity of the battery.
The instrumentation amplifier (IA) is the most crucial stage
in designing circuits for acquiring biopotential signals. The
IA amplifies the incoming analog signal while providing a
high input impedance. It also determines the input referred
noise and the CMRR of the complete system. The IA can be
designed in different ways. The conventional IA consists of
three resistive feedback differential operational amplifiers [2].
Such architecture hinders the designer from simultaneously
achieving low power consumption, low area utilization and
high CMRR. It requires operational amplifiers with a low
output impedance in order to adequately drive the feedback
resistors, resulting in a significantly high power consumption.
In addition, the need for laser trimmed matched resistors
to achieve high CMRR, increases the process cost and
such feature is not typically available in standard CMOS
technologies. In order to avoid using resistors, one way to
implement the IA is by using switched-capacitor circuits [3].
This allows to reduce the area utilization and eliminate
the thermal noise contribution from the resistors. Its main
disadvantage is that it relies on the fold-over of noise
above the Nyquist frequency [4]. The work in [5], [6]
employs a voltage-controlled-pseudo-resistor in order to
provide a tunable bandwidth and a wide operating voltage
range. It also guarantees an ultra-high input resistance.
This requires an auto-tuning mechanism and the use of a
precise external voltage control implemented using off-chip
circuitry. A fully differential telescopic amplifier is used in [6],
whereas [5] designed a low power low noise OTA. In [7], a
PMOS-NMOS complementary input pair, biased in the
sub-threshold region, is used to effectively boost the
transconductance of the differential pair and reduce the input
referred noise.
This work presents the design of an alternative CMOS
front-end circuit for the acquisition of biopotential signals. In
particular, the design of a low supply voltage current feedback
IA based on [8] is presented, but which makes use of wideband
cascode current mirrors. It is optimized to exhibit the required
gain, bandwidth and noise performance while maintaining a
low power consumption. The implementation integrates an
analog multiplexer together with a single programmable gain
amplifier (PGA) in order to keep the area utilization to a
minimum. The design was targeted for biopotential signals
including EOG, EEG and ECG [1].
Fig. 1. Block diagram of the proposed design.
II. IMPLEMENTATION
Fig. 1 shows a block diagram of the proposed architecture.
It consists of three main stages. The first stage is an array
Fig. 2. Schematic diagram of the instrumentation amplifier based on wideband cascode current mirrors including the d.c. offset cancelling circuit.
of instrumentation amplifiers which amplify and filter the
biopotential signals coming from different biosensors. Given
the multichannel implementation, in order to minimize the area
utilization and power consumption, an analog multiplexer is
used to select the signal to be processed. The multiplexer
consists of a number of transmission gates controlled by
a decoder. The last stage is the PGA which allows the
overall gain of the system to be set according to the type of
biopotential signal being processed.
A. Instrumentation Amplifier
Fig. 2 presents a schematic circuit diagram of the current
feedback IA. It makes use of a lower number of resistors when
compared to the classic IA, thus reducing the chip area. In
addition, this approach provides a single high impedance node,
thus simplifying the frequency compensation and eliminates
the dependency of the CMRR and the gain on matched
resistors. The biosensor differential signal V+ − V− is fed to
the transistor pair M1/M2 and is transformed into a current
IRg , in the input stage. M1 and M2 were implemented as
PMOS transistors, since they are known to exhibit a lower
flicker noise when compared to their NMOS counterparts with
the same dimensions [9]. M1 and M2 were biased in moderate
inversion in order to limit the power consumption of the input
stage and lower the required supply voltage.
When compared to [8], this IA employs wideband cascode
current mirrors in order to reduce the power consumption
TABLE I. DIMENSIONS OF THE MAIN TRANSISTORS AND THEIR
ASSOCIATED FLICKER NOISE
Dimensions W (µm) L (µm) Flicker Noise (V2/Hz)
M1/M2 600 40 1.4× 10−15
M3/M9 100 1.2 124.3× 10−15
M6/M12 100 1.2 1.8× 10−18
M5/M8/M11/M14 100 1.2 -
M4/M7/M10/M13 10 1.2 -
M23/M24 300 1.2 -
M15/M16 10 0.35 7.9× 10−18
M19/M20 10 0.35 -
M17/M18 300 40 23.9× 10−15
M21/M22 300 40 -
for the same gain obtained using standard current mirrors. In
addition, the value of the resistors Rg and Rs is smaller due
to the high output impedance of the current mirrors, leading
to a reduction in their noise contribution and a smaller chip
area. Table I presents the dimensions for the main transistors
of the IA together with their noise spectral density simulated at
10 Hz. Some transistors had a negligible noise contribution and
thus are not reported in the table. An optimal quiescent current
of 0.97 µA was set for transistors M1, M2, M23 and M24 to
provide the required gain while minimizing the input referred
noise. An Ibias of 200 nA was chosen and the biasing voltages
Vbias1 and Vbias2 were set to 0.8 V and 1.2 V respectively.
VA and VB are made to track each other, via the fully
differential transconductance stage, in order to compensate for
any mismatches in the currents of M1 and M2 due to channel
length modulation. This guarantees that vgs1 = vgs2 and so
the current in resistor Rg is related to V+ − V− by (1).
IRg =
V+ − V−
Rg
(1)
The differential currents −Iout and +Iout are mirrored and
amplified by a factor of 10 into the output stage via M4,7,5,8
and M10,13,11,14. The resulting current IRs is converted into
a voltage via the resistor Rs and amplified by the high gain
OTA stage Av . A compensation capacitor Cc is used in the Av
stage in order to ensure stability. The resulting output voltage
Vout is given by:
Vout = Rs · IRs + Vref (2)
where Vref is the desired d.c. voltage of Vout. Since IRs
is equal to IRg , Vout can be written as (3) by substituting (1)
in (2).
Vout =
Rs
Rg
(V+ − V−) + Vref (3)
Any d.c. offset voltage Vos originating from mismatches
in the IA and due to the half-cell potential, which
develops across the biosensor probes due to an uneven
distribution of anions and cations [1], is effectively removed
by the d.c. offset cancelling circuit, which consists of
a low pass transconductance amplifier GMLPF (refer
to Fig. 2). This can be shown by using the block
diagram representation depicted in Fig. 3, where Ao is
the total gain of the output stage. As shown by (4)
Vos is effectively high pass filtered (τ = CLPFGMLPF ),
Vout
Vos
=
Aosτ
Ao + sτ(Ao + 1)
(4)
whereas Vref is low pass filtered, such that the d.c. value
of Vout is forced to this value as shown by (5).
Vout
Vref
=
Ao
Ao + sτ(Ao + 1)
(5)
The d.c. offset cancelling circuit effectively a.c. couples
V+ − V−, thus introducing a zero at the origin and a pole to
the transfer function of the IA, at a frequency fL given by:
fL =
GMLPF
2piCLPF
(6)
The capacitor Cs placed in parallel with Rs limits the
bandwidth to fH and thus reduces the total integrated noise.
fH =
1
2piRsCs
(7)
Fig. 3. Simplified diagram of the d.c. offset cancelling circuit.
A single stage OTA with an NMOS differential pair was
used to implement both the high gain stage Av as well the
GMLPF stage.
B. Programmable Gain Amplifier
The PGA is the last stage of the amplifier, feeding the
analog-to-digital converter (ADC) as shown in Fig. 1. It is
based on a Miller OTA architecture and is configured as a
non-inverting amplifier with a tunable feedback resistor. It was
designed to provide a variable gain from 0 dB to 60 dB with a
low output impedance in order to adequately drive the ADC.
Miller compensation was used in order to guarantee a stable
response over the whole gain range while targeting for a phase
margin of more than 76◦. Given that the PGA is a class A
amplifier, whose gain is varied via the resistive feedback
network, the dependence of the power consumption on the
gain setting is negligible.
III. SIMULATION RESULTS
The following simulation results were obtained using the
Spectre simulator on Cadence together with the AMS 0.35 µm
CMOS technology design kit.
Fig. 4. Gain frequency response of the complete circuit for different PGA
gain settings.
The complete circuit, consisting of an IA, an analogue
multiplexer and a PGA, is operated from a supply voltage
of 2 V and demands a current of 35.63 µA. In particular, a
single IA consumes 10 µW and the PGA consumes 61 µW.
The circuit exhibits a CMRR of 124 dB and a PSRR of 42 dB.
Fig. 4 presents the gain frequency response for different PGA
gain settings. The gain can be varied from 13.9 dB to 73.9 dB
and the operating bandwidth goes from 0.3122 Hz to 532.5 Hz.
The variation of the input referred spectral noise density with
frequency is shown in Fig. 5. The total integrated noise over
the operating bandwidth of the amplifier was estimated to be
2.67 µVrms and as expected it is limited by the noise figure
of the IA at a biasing current of 4.89 µA.
Fig. 5. Input referred spectral noise density.
Table II presents the variation of the total harmonic
distortion (THD) for different input signal amplitude values at
an operating frequency of 50 Hz, while maintaining a constant
output voltage swing by varying the PGA gain. The THD at the
output of the IA and that at the output of the complete circuit
are compared, indicating that the overall THD is limited by
that of the IA especially at high amplitude values.
TABLE II. VARIATION OF THE THD WITH THE INPUT SIGNAL
AMPLITUDE
Input signal PGA Gain (dB) IA THD (%) Output THD (%)
amplitude at 50 Hz
10 µV 60 0.1257 0.1293
100 µV 40 0.1258 0.1259
1 mV 20 0.137 0.137
10 mV 0 0.1292 0.1292
In Table III, the proposed biopotential amplifier
is compared with other CMOS designs reported in
literature. This is a preliminary comparison, since
the performance reported in the table refers to the
measured results of fabricated prototypes [5]–[7].
Nonetheless, the simulation results of the proposed work
are promising and the design is based on a standard CMOS
process. In particular, the proposed solution provides a
larger gain variation, making it suitable for a wide range of
biopotential signals. The power consumption of a single IA
and the PGA is lower than that of the architectures reported
in [6], [7]. The silicon area of the input stage transistors was
minimized at the expense of an elevated input referred noise.
A higher CMRR ratio was achieved due to the use of current
feedback techniques in the design of IA, although this value
is expected to degrade for the fabricated circuit.
IV. CONCLUSION
This paper presented the design of the front-end circuitry of
an analog biopotential signal acquisition system implemented
in a 0.35 µm CMOS technology. The circuit was optimized
for low voltage operation, leading to a power consumption
of around 61+10n µW (where n is the total number of IAs),
while still achieving the required gain, bandwidth and noise
performance. The minimization of silicon area utilization
was also considered in this design. The front-end circuitry
TABLE III. COMPARISON WITH STATE-OF-THE-ART BIOPOTENTIAL
SIGNAL AMPLIFIERS
[5] [6] [7] This Work
Year 2015 2015 2015 2016
0.18 µm 0.35 µm 0.18 µm 0.35 µm
Technology CMOS CMOS Mixed-Mode CMOS
CMOS
61+10n
Power (µW) 10.35 3300 78.84 where n is the
number of IAs
Gain (dB) 40.2 41 - 45 40.04 13.9 - 73.9
Integrated Input
Referred Noise 5.2 0.8 0.75 2.67
(µVrms)
Bandwidth (Hz) 6.3 - 9.5k 0.2 - 11k 0.05 - 11k 0.31 - 533
CMRR (dB) >74 78 100 124
can process biopotential signals within a bandwidth of
0.31-533 Hz and an amplitude ranging from 1 µV to
10 mV, making it suitable to acquire signals including
EOG, EEG and ECG. It consists of three main stages,
namely a current feedback instrumentation amplifier,
followed by an analog multiplexer and a programmable
gain amplifier. The overall gain can be set according
to the type of biomedical signal, in the range from
13.9 dB to 73.9 dB. The design exhibits a CMRR of
124 dB and a total integrated noise of 2.67 µVrms.
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